

PTO-1449

Application No.

09 736,043

Docket Number

017575.0414

(TAMUS 1529)

Applicant(s)

Yue (mni) Kuo

G

C

A

P

F

I

D

S

E

R

T

U

V

W

X

Y

Z

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

ZZ

AA

BB

CC

DD

EE

FF

GG

HH

II

JJ

KK

LL

MM

NN

OO

PP

QQ

RR

SS

TT

UU

VV

WW

XX

YY

PTO-1449

Application No
09 736,043

Applicant
Yue (mini) Kuo

Information Disclosure Citation
In an Application

Docket Number
017575.0414

Group Art Unit

Filing Date
12 12 2000

U.S. PATENT DOCUMENTS

DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
A					
B					

FOREIGN PATENT DOCUMENTS

DOCUMENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION
Ce					YES NO

DOCUMENT (Including Author, Title, Source, and Pertinent Pages)

DATE

D	Yue Kuo, et al., "A Novel Room-Temperature Plasma-Based Copper Etching Process for VLSI," Paper #2.D Presented in 2000 VLSI Multilevel Interconnection Conference (VMIC), Santa Clara, California	06 27 2000
E	Brian Chapman, "Glow Discharge Processes – Sputtering and Plasma Etching", p. 314	1980
F	Brian Chapman, "Glow Discharge Processes – Sputtering and Plasma Etching", p. 317	1980
G		
H		
I		
J		
K		
L		
M		
N		
O		
P		
Q		
R		
S		
T		

EXAMINER *WILLIAM L. KUO*

DATE CONSIDERED

3/13/03

RECEIVED
MAY 13 2003
TECHNICAL LIBRARY
U.S. PATENT & TRADEMARK OFFICE

EXAMINER Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant

DAL01:676524.2